SIN (HUAPULS, INSPECT JAPES WPATIONS) 2/9/05

=> d his

(FILE 'HOME' ENTERED AT 08:41:15 ON 09 FEB 2005)

FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2' ENTERED AT 08:41:29 ON 09 FEB 2005 56301 S (GAN OR GALLIUM(W)NITRIDE) L1L2566 S (NITRIDE) (8A) (SEMICONDUCTOR (4A) CHIP#) L3 2941 S (GROW? OR PRODUC? OR CREAT?) (8A) (NITRIDE (4A) CRYSTAL#) 2821 S (HEXAGONAL) (8A) (SUBSTRATE#) L4156 S (CUT?) (8A) (BACK(4A) SURFACE(10A) SUBSTRATE) L5 197 S (GRIND?) (10A) (BACK(4A) SURFACE(10A) SUBSTRATE) L6 1087 S (SCRATCH? OR SCRAP?) (8A) (FRONT (6A) SURFACE OR BACK (6A) SURFACE) L7 L83629 S (RHOMBUS) L9 19827 S (SAPPHIRE (8A) SUBSTRATE) L102 S L1 AND L4 AND L5 5 S L1 AND L4 AND L6 L11 1 FILES SEARCHED...

=> s 11 and 14 and 15 and 16 and 17 and 18 and 19

1 L1 AND L4 AND L5 AND L6 AND L7 AND L8 AND L9 L12

=> d 112 abs,bib

L12 ANSWER 1 OF 1 USPATFULL on STN

A method for manufacturing a nitride semiconductor device in which AB nitride crystals are sequentially grown on a substrate such as sapphire by MOCVD or the like, and p electrode and n electrode are formed. The wafer is not cut along two perpendicular directions, but rather is cut along two directions that form a 120 degree angle, to obtain a rhombus shaped semiconductor chip. Because the wafer has a six-fold rotation symmetry, by cutting the wafer at an angle of 120 degrees, the cutting directions are equivalent and the wafer can be cut in directions along which it can be easily split.

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

AN 2002:232645 USPATFULL

TI Nitride semiconductor chip and method for manufacturing nitride semiconductor chip

Sakai, Shiro, Tokushima-shi, JAPAN IN

Lacroix, Yves, Tokushima-shi, JAPAN

PIUS 2002124794 A1 20020912

ΑI US 2002-44686 A1 20020111 (10)

PRAI JP 2001-3910 20010111

DT Utility

FS APPLICATION

ROSENTHAL & OSHA L.L.P., 1221 MCKINNEY AVENUE, SUITE 2800, HOUSTON, TX, LREP 77010

CLMN Number of Claims: 11

 ECL Exemplary Claim: 1

DRWN 4 Drawing Page(s)

LN.CNT 293

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

=> d l11 1-5 abs,bib

L11 ANSWER 1 OF 5 USPATFULL on STN

An image display unit and a method of producing the image display unit, wherein the image display unit includes an array of a plurality of light emitting devices for displaying an image, and wherein the method of producing the image display unit employs, for example, a space expanding transfer, whereby a first transfer step includes transferring the devices arrayed on a first substrate to a temporary holding member such that the devices are spaced from each other with a pitch larger than a pitch of the devices arrayed on the first substrate, a second holding step includes holding the devices on the temporary holding member, and a third transfer step includes transferring the devices held on the temporary holding member onto a second board such that the devices are spaced from each other with a pitch larger than the pitch of the devices held on the temporary holding member.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2004:151628 USPATFULL
TI
       Image display unit and method of producing image display unit
       Iwafuchi, Toshiaki, Kanagawa, 🏻 🎞 🎞 🖼
IN
       Oohata, Toyoharu, Kanagawa, JAPAN
       Doi, Masato, Kanagawa, JAPAN
       US 2004115849
PΙ
                               20040617
                          A1
                               20030430 (10)
ΑI
       US 2003-427815
                          A1
RLI
       Division of Ser. No. US 2002-6423, filed on 30 Jan 2002, GRANTED, Pat.
       No. US 6613610 Continuation of Ser. No. WO 2001-JP6213, filed on 18 Jul
       2001, UNKNOWN
PRAI
       JP 2000-217953
                           20000718
       JP 2000-217988
                           20000718
       JP 2000-396225
                           20001226
       JP 2001-200113
                           20010629
DT
       Utility
FS
       APPLICATION
LREP
       BELL, BOYD & LLOYD LLC, P.O. Box 1/135, Chicago, IL, 60690
CLMN
       Number of Claims: 54
ECL
       Exemplary Claim: 1
DRWN
       40 Drawing Page(s)
LN.CNT 3105
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L11 ANSWER 2 OF 5 USPATFULL on STN
       A display unit and semiconductor \( \)ight emitting devices are provided.
AB
       The display unit includes a number of the semiconductor light emitting
       devices arrayed on a base body, wherein each of the semiconductor light
       emitting devices is formed together with dummy devices for setting an
       emission wavelength of the semiconductor light emitting device, and the
       semiconductor light emitting device\is formed by selective growth, and
       one conductive layer is formed in self-alignment on planes grown from
       tilt planes formed by selective growth. Such a display unit has a
       structure suitable for multi-colors without increasing the number of
      production steps.
       2002:305992 USPATFULL
AN
       Display unit and semiconductor light emitting device
TI
IN
       Okuyama, Hiroyuki, Kanagawa, JAPAN
       Doi, Masato, Kanagawa, JAPAN
       Biwa, Goshi, Kanagawa, JAPAN
       Oohata, Toyoharu, Kanagawa, JAPAN
       Minami, Masaru, Kanagawa, JAPAN
PΙ
       US 2002171089
                          A1
                               20021121
ΑI
       US 2002-92687
                               20020306 (10)
                          Al
PRAI
       JP 2001-62206
                           20010306
```

```
20011128
       JP 2001-362444
DT
       Utility
FS
       APPLICATION
       Bell, Boyd & Lloyd LLC, P\O. Box 1135, Chicago, IL, 60690
LREP
       Number of Claims: 26
CLMN
ECL
       Exemplary Claim: 1
DRWN
       28 Drawing Page(s)
LN.CNT 2612
    ANSWER 3 OF 5 USPATFULL on STN
L11
AB
       A method for manufacturing a nitride semiconductor device in which
       nitride crystals are sequentially grown on a substrate such as sapphire
       by MOCVD or the like, and p electrode and n electrode are formed. The
       wafer is not cut along two perpendicular directions, but rather is cut
       along two directions that form a 120 degree angle, to obtain a rhombus
       shaped semiconductor chip. Because the wafer has a six-fold rotation
       symmetry, by cutting the wafer at an angle of 120 degrees, the cutting
       directions are equivalent and the water can be cut in directions along
       which it can be easily split.
CAS INDEXING IS AVAILABLE FOR THIS PATENT
       2002:232645 USPATFULL
AN
TI
       Nitride semiconductor chip and method
                                                          turing nitride
       semiconductor chip
       Sakai, Shiro, Tokushima-shi, JAPAN
Lacroix, Yves Tokushima-shi, JAPAN
IN
       US 2004124794
                                20020912
PΙ
                          A1
ΑI
       US 2002-44686
                                20020111
PRAI
       JP 2001\3/910
                            20010111
DT
       Utility
FS
       APPLICATION
LREP
       ROSENTHAL & OSHA L.L.P.
                               , 1221 MCKINNEY AVENUE, SUITE 2800, HOUSTON, TX,
       77010
       Number of Claims: 114
CLMN
ECL
       Exemplary Claim: 1
DRWN
       4 Drawing Page(s)
LN.CNT 293
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L11
    ANSWER 4 OF 5 USPATFULL on STN
AB
       An image display unit and a method of producing the image display unit,
       wherein the image display unit \includes an array of a plurality of light
       emitting devices for displaying\an image, and wherein the method of
       producing the image display unit employs, for example, a space expanding
       transfer, whereby a first transfer step includes transferring the
       devices arrayed on a first substrate to a temporary holding member such
       that the devices are spaced from \each other with a pitch larger than a
       pitch of the devices arrayed on the first substrate, a second holding
       step includes holding the devices on the temporary holding member, and a
       third transfer step includes transferring the devices held on the
       temporary holding member onto a second board such that the devices are
       spaced from each other with a pitch larger than the pitch of the devices
       held on the temporary holding member.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AΝ
       2002:184106 USPATFULL
TI
       Image display unit and method of producing image display unit
IN
       Iwafuchi, Toshiaki, Kanagawa, JAPAN
       Oohata, Toyoharu, Kanagawa, JAPAN
       Doi, Masato, Kanagawa, JAPAN
PΙ
       US 2002096994
                                20020725
                          A:1
       US 6613610
                                20030902
                          B2
```

ΑI

US 2002-66423

A1

20020130 (10)

```
Continuation of Ser. No. W 2001-JP6213, filed on 18 Jul 2001, UNKNOWN
RLI
PRAI
       JP 2000-217953
                           2000071/8
       JP 2000-217988
                           20000718
                           20001226
       JP 2000-396225
       JP 2001-200113
                           20010629
DT
       Utility
FS
       APPLICATION
       BELL, BOYD & LLOYD, LLC, P. O. BOX 1135, CHICAGO, IL, 60690-1135
LREP
       Number of Claims: 54
CLMN
ECL
       Exemplary Claim: 1
DRWN
       41 Drawing Page(s)
LN.CNT 3108
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L11 ANSWER 5 OF 5 USPAT2 on STN
AB
       An image display unit and a method of producing the image display unit,
       wherein the image display unit includes an array of a plurality of light
       emitting devices for displaying an image, and wherein the method of
       producing the image display unit employs, for example, a space expanding
       transfer, whereby a first transfer step includes transferring the
       devices arrayed on a first substrate to a temporary holding member such
       that the devices are spaced from each other with a pitch larger than a
       pitch of the devices arrayed on the first substrate, a second holding
       step includes holding the devices on the temporary holding member, and a
       third transfer step includes transferring the devices held on the
       temporary holding member onto a\second board such that the devices are
       spaced from each other with a pitch larger than the pitch of the devices
       held on the temporary holding member.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2002:184106 USPAT2
TI
       Image display unit and method of producing image display unit
IN
       Iwafuchi, Toshiaki, Kanagawa, JAPAN
       Oohata, Toyoharu, Kanagawa, JAPAN
       Doi, Masato, Kanagawa, JAPAN
       Sony Corporation, Tokyo, JAPAN (non-U.S. corporation)
PA
PI
       US 6613610
                          B2
                               20030902
ΑI
       US 2002-66423
                               20020130 (10)
RLI
       Continuation of Ser. No. WO 2001-JP6243, filed on 18 Jul 2001
PRAI
       JP 2000-217953
                           20000718
       JP 2000-217988
                           20000718
       JP 2000-396225
                           20001226
       JP 2001-200113
                           20010629
DT
       Utility
FS
       GRANTED
EXNAM Primary Examiner: Dang, Trung
LREP
       Bell, Boyd & Lloyd LLC
CLMN
       Number of Claims: 20
ECL
       Exemplary Claim: 1
DRWN
       68 Drawing Figure(s); 41 Drawing Page(s)
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
=> d his
     (FILE 'HOME' ENTERED AT 08:41:15 ON 09 FEB 2005)
     FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2' ENTERED AT 08:41:29 ON
     09 FEB 2005
L1
          56301 S (GAN OR GALLIUM(W)NITRIDE)
            566 S (NITRIDE) (8A) (SEMICONDUCTOR (4A) CHIP#)
L2
L3
           2941 S (GROW? OR PRODUC? OR CREAT?) (8A) (NITRIDE (4A) CRYSTAL#)
```

L4	2821 S (HEXAGONAL) (8A) (SUBSTRATE#)
L5	156 S (CUT?) (8A) (BACK(4A) SURFACE(10A) SUBSTRATE)
L6	197 S (GRIND?) (10A) (BACK(4A) SURFACE(10A) SUBSTRATE)
L7	1087 S (SCRATCH? OR SCRAP?)(8A)(FRONT(6A)SURFACE OR BACK(6A)SURFACE)
L8	3629 S (RHOMBUS)
L9	19827 S (SAPPHIRE(8A)SUBSTRATE)
L10	2 S L1 AND L4 AND L5
L11	5 S L1 AND L4 AND L6

•

·

.

.

.

=>

```
=> d 110 1-2 abs,bib
    ANSWER 1 OF 2 USPATFULL on STN
       A method for manufacturing a nitride semiconductor device in which
AB
       nitride crystals are sequentially grown on a substrate such as sapphire
       by MOCVD or the like, and p electrode and n electrode are formed. The
       wafer is not cut along two perpendicular directions, but rather is cut
       along two directions that form a 120 degree angle, to obtain a rhombus
       shaped semiconductor chip. Because the wafer has a six-fold rotation
       symmetry, by cutting the wafer at an angle of 120 degrees, the cutting
       directions are equivalent and the wafer can be cut in directions along
       which it can be easily split.
CAS INDEXING IS AVAILABLE FOR THIS PATE
AN
       2002:232645 USPATFULL
       Nitride semiconductor, chip and method for manufacturing nitride
TI
       semiconductor chip
       Sakai, Shiro, Tokushima-shin /JAPAN
IN
       Lacroix Yves, Tokushimafshi JAPAN
                          AII V $6020912
       US 2002124794
PI
       US 2002-44686
ΑI
                               20020111 (10)
       JP 2001-3910
                           20010111
PRAI
       Utility
DT
FS
       APPLICATION
                                ¥221 MCKINNEY AVENUE, SUITE 2800, HOUSTON, TX,
       ROSENTHAL
                 k OSHA L.L.P
LREP
       77010
```

ECLExemplary Claim: 1 DRWN 4 Drawing Page(s) LN.CNT 293

CLMN

DRWN

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

ANSWER 2 OF 2 USPATFULL on STN L10

Number of Claims: 11

AB A wedge-like etching groove is formed so that stresses can be collected along a cleavage surface of a nitride based compound semiconductor, and end portions are\separated from a substrate. With these operations, a light-emitting layer can form an excellent mirror by a natural cleavage. Further, by separating a portion of the end surfaces from the substrate, it is possible to suppress a deformation from the substrate and therefore, a deterioration due to the deformation can be prevented. Therefore, it is possible to provide a nitride based compound semiconductor light-emitting device which can form an excellent cleavage surface with a simple process.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       1999:132618 USPATFULL
TI
       Nitride based compound semiconductor light emitting device and method
       for producing the same
       Saito, Shinji, Yokohama, Japan
IN
       Rennie, John, Bunkyo-ku, Japan
       Onomura, Masaaki, Kawasaki\ Japan
       Hatakoshi, Genichi, Yokohama, Japan
       Kabushiki Kaisha Toshiba, Kawasaki, Japan (non-U.S. corporation)
PA
                               19991026
       US 5972730
PI
                               19970 25 (8)
ΑI
       US 1997-937160
       JP 1996-254960
                           19960926
PRAI
DT
       Utility
FS
       Granted
       Primary Examiner: Dutton, Brian
EXNAM
       Oblon, Spivak, McClelland, Maier & Neustadt, P.C.
LREP
       Number of Claims: 12
CLMN
ECL
       Exemplary Claim: 1
```

22 Drawing Figure(s); 16 Drawing Page(s)

LN.CNT 985
CAS INDEXING IS AVAILABLE FOR THIS PATENT.

=> d his

(FILE 'HOME' ENTERED AT 08:41:15 ON 09 FEB 2005)

FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2' ENTERED AT 08:41:29 ON 09 FEB 2005

09 FEB 2005	·
56301 S	(GAN OR GALLIUM(W)NITRIDE)
566 S	(NITRIDE) (8A) (SEMICONDUCTOR (4A) CHIP#)
2941 S	(GROW? OR PRODUC? OR CREAT?) (8A) (NITRIDE(4A) CRYSTAL#)
2821 S	(HEXAGONAL) (8A) (SUBSTRATE#)
156 S	(CUT?) (8A) (BACK(4A) SURFACE(10A) SUBSTRATE)
197 S	(GRIND?) (10A) (BACK(4A) SURFACE(10A) SUBSTRATE)
1087 S	(SCRATCH? OR SCRAP?) (8A) (FRONT (6A) SURFACE OR BACK (6A) SURFACE)
3629 S	(RHOMBUS)
19827 S	(SAPPHIRE (8A) SUBSTRATE)
2 S	L1 AND L4 AND L5
5 S	L1 AND L4 AND L6
	56301 S 566 S 2941 S 2821 S 156 S 197 S 1087 S 3629 S 19827 S 2 S

=>

10/0828231 10/184,305 10/102,863

Examiner's Motor

SCOan or gallum (w) withide)

S (Nitride) (BR) (Semiconductor (4a) chip)
S (8row? or produc? or creat?) (Bal(Nitride (4a) crysta/#)
S (hexagonal) (sa) (substrate)
S (cut? 9 (10a) back (4a) surface (10a) substrate) s (grind?) (wa) (back (4a) surface (low suffictions) s (scratch?) (8a) (Sront (low) surface or back (Ge) furface)

s (phonbus) S (sapphire (ga) subsedrate)

*I Mtd

Motivation: Sin order to produce & efficiently form a mitride siniconductor chip composed of important cristal gramis in a large area.

(EP 0 961 328 At reference)

Motoki teaches a antid of productor a GaN-ton service compliance of control of productor device compliance to the substrates using sapphire substrates (soly lines I-18). Sapphire is a suitable material for the substrate of the epitoxiah growth of a high temperature. Call to its properties (i.e. high stability, high regidity & high theat presistance. Can singstale layers are from alone on a sapphire substrate to create alight emitting device. It silicon or a Gaiss substrate is also used since it has natural cheavage plane in the direction genpendicular to each other, a water is easily died up into individual, chips, along two groups of parallel lines being at right only to each other (cot y lines 28-59; cot 2, lines 15).